

(1)

Docket No. ALWI2375US

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Douglas W. Babcock, Robert A. Duris;

Bruce Hecht

Serial No. 10/722,970

Filed:

November 25, 2003

Title:

AUTOMATIC TEST EQUIPMENT PIN CHANNEL WITH

T- COIL COMPENSATION

Commissioner for Patents Mail Stop Amendment P.O. Box 1450 Alexandria, VA 22313-1450

DECLARATION OF ROBERT A. DURIS

- I, Robert A. Duris, declare:
- 1. I am a co-inventor of the invention which is the subject of the above-identified patent application.
- 2. At all times mentioned herein I was, and am presently, a Senior Staff Engineer for Analog Devices, Inc. (ADI), the assignee of the invention and patent application.
- 3. Attached as Exhibit 1 is a copy of a slide presentation I gave on April 13, 2000 at the annual ADI General Technical Conference, entitled "Integrated Bridged T-Coils for ATE Pin Electronics". This is an internal conference within ADI intended to brief employees on new developments within the company that have not yet become public. My presentation was confidential to ADI, and the slides were marked "ADI Proprietary." The slides documented

my concept of the invention, and disclosed the invention as claimed in the application.

4. Attached as Exhibit 2 is an annotated copy of selected figures from Exhibit 1, marked up as follows to show the correspondence between the figure elements and the elements of the application claims:

Page 2: This figure illustrates a bridged T-Coil circuit that can be used for the "passive matching network" of the claims, as described in the specification at page 9, line 30-page 10. line 7.

Page 4: This figure illustrates the problem which the invention addresses, with a circuit that includes the "ATE bidirectional drive channel", "device under test [DUT)", "input/output line for connection to a DUT", "driver circuit", "receiver circuit" and "associated capacitance" of the receiver circuit recited in claim 1 of the application, but not the passive matching network of claim 1.

Page 6: This figure is similar to the page 4 figure up to the DUT, but shows the addition of the first passive matching network to at least partially compensate for receiver circuit capacitance connected to the input/output line of claim 1. The "passive matching network" is shown implemented as a "T-coil circuit" as in claim 2. Instead of the single driver circuit on page 4, it shows the driver circuit implemented as the combination of current-mode and voltage-mode driver circuits as in claim 5.

Page 7: This figure is similar to the page 6 figure, but instead of the simple "passive matching network" on page 6 it shows two passive matching networks as in claim 5, with the second passive matching network "connected in series with the first passive matching network to at least partially componsate for the current mode driver capacitance" as in claim 5. Both passive matching networks are shown implemented as respective T-coils, as in claim 6.

Page 10: This figure illustrates the T-coil circuit including "inductors that are implemented in a separate layer" of an integrated circuit (IC) that is spaced by at least a dielectric layer from a "common layer" on which the driver and receiver circuits are implemented, as in claim 3.

Page 40: This page displays a photograph of a chip layout to implement the invention as claimed in claims 1, 5 and 6, discussed above.

- 5. On May 25, 2000 a circuit design to implement the invention was released to the ADI fabrication facility. Attached as Exhibit 3 is a copy of IC chip layouts dated May 23, 2000, marked-up to show the claimed elements of the invention, including T-coil circuits that were internal to the chip and implemented in its metal-3 layer.
- 6. On August 22, 2000 a first wafer lot was received from the ADI fabrication facility, and on September 15, 2000 a second wafer lot was received. The second lot had

the same functional circuitry as the first lot, but the location of connection vias was changed to allow for the addition of post-passivation T-coils external to the chip. The internal T-coils implemented in the metal-3 layar were of aluminum approximately three microns thick, whereas post-passivation T-coils were of copper or gold up to ten microns thick. It was believed that internal T-coils would be functional, but that post-passivation T-coils would perform better. Exhibit 4 is a copy of a test trace that was obtained from the wafer received August 22, 2000, performed the same day, showing that both the current-mode driver (A) and the voltage-mode driver (AB) were functional.

- 7. The development of test software to test the second T-coil wafer lot began on September 15, 2000 when the wafer lot was received, and was completed on September 20, 2000. On the latter date the circuits on the second wafer lot were tested; a printout of the test results is appended as Exhibit 5. Of the 95 circuits tested, 24 had metal-3 T-coils. The test results are summarized on the first page of Exhibit 5. The last line of this page indicates a yield of 17/24 for the metal-3 T-coils circuits meaning that 17 of the 24 circuits tested worked properly. Only DC testing was performed at this time, which did not show whether the T-coil circuits successfully compensated for the receiver circuit capacitance. The testing was performed by Daniel Sheehan, an ADI employee.
- 8. On September 20, 2000 the second lot waters were sent to Advanced MicroSensors, Inc., an independent

company, for the addition of post-passivation T-coils. The completed wafers, including post-passivation T-coils, were returned to ADI on October 12, 2000. A copy of the Advanced MicroSensors cover letter transmitting the completed wafers is attached as Exhibit 6. Copies of photographs taken by Advance MicroSensors of the post-passivation T-coils are attached as Exhibit 7.

- Beginning upon 9. the receipt of the passivation T-coil wafers on October 12, 2000, ADI developed a characterization setup in its characterization laboratory to test and characterize the drive channel circuits to which Advanced MicroSystems had added post-A circuit with the post-passivation passivation T-coils. T-coils was tested on October 17, 2000, and a copy of a trace of the results is attached as Exhibit 8, plotting mp as a function of time. o is a measure of impedance matching; the results show a negative peak of about -120mo. A similar circuit but without post-passivation Taccils was tested on October 18, 2000, and a copy of a trace of the results is attached as Emilbit 9. This trace shows a negative peak of about -260mp, which indicated that the addition of the post-passivation T-colls was successful in substantially compensating the receiver capacitance. Both tests were made by Robert Bombara, an ADI employee.
- 10. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge

that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Date: May 30, 2006

Robert A. Duris

(U:MR/RBR/appond/D, of Robert A. Curte Alwidaytosi


Integrated Bridged T-Coils for

ATE Pin Electronics

Presented by

Bob Duris

ATE Products Group




MANALOG DEVICES

GTC 2000

ADI Proprietary 2

Exhibit 1, p. 2 of 45

Simplified Balanced Bridged T-Coil




GTC 2000

ADI Proprietary 3

Exhibit 1, p. 3 of 45


What problem are we trying to solve?



ADI Proprietary 4

GTC 2000 PDEVICES

An Example Waveform (DUT End)



(Rise/Fall = 150ps)


ADRV (

ADI Proprietary 6

IAB_{DRV}

(Rise/Fall >= 450ps)

Inductors



ADI Proprietary

GTC 2000

000 SANALOG

EXHIBIT 1, p. / 01 45

Key Inductor Performance Issues

Low Resistance

■ High "Q"

Low Capacitance

Small Size

■ ADI Semiconductor Process Compatible

GTC

ADI Proprietary

GTC 2000

P ANALOG Devices

What Processes Are Available?

MET3 Inductors On XF2 - 3µM Thick Aluminum

CU Inductors, $8\mu M$ Thick Post-Processed on $12\mu M$ of

Low-K Dielectric (K=2.7) (MEMSCAP)

CU Inductors, $8\mu M$ Thick Post-Processed on $8\mu M$ of

Low-K Dielectric (K=2.7) (Advanced MicroSensors)


Other: Chip-On-Chip, Bond Wires, etc.

ADI Proprietary

GTC 2000



What Do The Post-Processed Structures Look Like?



ADI Proprietary 10

GTC 2000 DEVACES

How Well Do T-Coils Work?

Process Comparison: None, MET3, AMS, MEMSCAP

The second of th

Comparison to None, 1, 2 and 3-Inductor Compensation

Single Vs. Dual T-Coils

Sensitivity to:

☐ Inductance Value

□ Comparator Capacitance

☐ Class-A Driver Capacitance☐ Metal Parasitic Capacitance

☐ Inductor Coupling Coefficient

☐ Bridge Capacitor Value

□ Trace and Coil Series Resistance

GTC 2000 DENCES

ADI Proprietary 11







Exhibit 1, p. 12 of 45

Composite Overview Waveform at DUT







Composite Overview Waveform at DUT - Incident Edge



Composite Overview Waveform at Comparator



Composite Overview Waveform at Comparator Enlarged



T-Coils Compared To 0, 1, 2, 3 Inductors

Composite Overview Waveform at DUT






Exhibit 1, p. 18 of 45


-Coils Compared To 0, 1, 2, 3 Inductors






T-Coils Compared To 0, 1, 2, 3 Inductors


Composite Overview Waveform at Comparator




T-Coils Compared To 0, 1, 2, 3 Inductors

Composite Overview Waveform at Comparator Enlarged









Composite Overview Waveform at DUT - Reflection

One Vs. Two T-Coils Compared




Sensitivity To Inductance Value

Composite Overview Waveform at DUT




Sensitivity To Inductance Value

Composite Overview Waveform at DUT - Reflection




Sensitivity To Comparator Capacitance

Composite Overview Waveform at DUT




Sensitivity To Comparator Capacitance

Composite Overview Waveform at DUT - Reflection




Composite Overview Waveform at DUT




Sensitivity To A-Driver Capacitance

Composite Overview Waveform at DUT - Reflection



Sensitivity To Parasitic Capacitance

Composite Overview Waveform at DUT



Sensitivity To Parasitic Capacitance

Composite Overview Waveform at DUT - Reflection






Exhibit 1, p. 33 of 45

Sensitivity To Coupling Coefficient


Composite Overview Waveform at DUT






Sensitivity To Bridge Capacitor Value

Composite Overview Waveform at DUT



Sensitivity To Bridge Capacitor Value

Composite Overview Waveform at DUT - Reflection




Sensitivity To Coil And Trace Resistance

GTC 2000 DENCES ((4/1-20%)) **8**,8 (g) ക് Composite Overview Waveform at DUT න් නිංගි අ් අ්රම් දි දුර්ගන, දුර්පෙම් පිනෙගෙන් ADI Proprietary 38 218 Ov (velut) 228 Ov (velut) 238 Ov (velut) (CO) ૢૢ૽ૺૹ૽ 88 -1500 **B** Exhibit 1, p. 38 of 45


Sensitivity To Coil And Trace Resistance

Composite Overview Waveform at DUT - Reflection



Chip Layout Overview


Preliminary - Work in Progress



ADI Proprietary

Chip Layout: T-Coil Area Enlarged

Preliminary - "Artist's Conception" of T-Coils



Preliminary Actual Coil Layouts




Exhibit 1, p. 42 of 45

GTC 2000 DEVICES

Finish Chip Layout

Recalculate Values Based On Final Layout - Adjust Values As Required

FAB IC

Post-Process Coils At Multiple Suppliers

Verify Models Through Characterization Of IC

Gather Data For Process Spread Analysis

Verify Reliability Through Qualification Process

For the Original Ideas And Experience With T-Coils

The UMIC Group


For Continued Support And.....

- Letting Us Believe It May Actually Be Possible

ADI Proprietary

ary

METAL 3 INDUCTOR / TCOIL STUDY




Boards: Bob Bombara Build: John Dixon Bonding: Rick Sullivan Layout: Jack Mason, Joe Zagami


Zagami GTC 2000

MANALOG DEVICES Proprietary


Exhibit 1, p. 45 of 45



"associated capacitance of receiver circuit"




"associated capacitance of receiver circuit"



"associated capacitance of receiver circuit"


"first passive matching network, comprising a T-Coil circuit"



The T-coil circuit is formed by the transformer coupled-inductors, L1 and L2. The dots to the left of the coil symbol indicate the magnetic flux through the coils are linked in the polarity indicated. C_B is the bridging capacitor.


The elements L_S , R_S represent the circuit elements of series inductance and series resistance connecting the T-Coil circuit to the load capacitance C_L . In the case of the ATE Pin Electronics system, this could be the receiver associated capacitance.

"T-coil inductors implemented in a separate layer"




"common layer of an integrated circuit (IC)"

Cross section showing T-Coil transformer coils implemented in a separate layer of an IC that is spaced from the common layer by at least a dielectric layer.



Integrated circuit layout plot showing driver, receiver, input/output line, and T-Coils.

"first passive matching network, comprising a T-Coil circuit, compensating for receiver capacitance"







Exhibit 3, p. 2 of 2

11801C DIGITAL SAMPLING OSCILLOSCOPE date: 22-AUG-00 time: 20:13:26



Measurement of functional operation of ad53510pc silicon, August 22, 2000 showing current-mode driver (A) and voltage-mode driver (AB) operation.

First Samples Ad53510-PC Wafer 637980-5 Trimmed 20-Sep-2000 Program is archived in

637980_5_ad53510PC_trm_doc_092000_184151.stdf
Site 1 Version 0 Yield 8/24
...Tweaked SLRD trim geometry, opened up test limits to improve yield.

637980_5_ad53510PC_trm_doc_092000_182850.stdf
Site 2 Version 0 Yield 15/20
Die stepping misaligned because find_first_die targets
in vs_align2.dat were incorrect; first 9 tested were all bin-1's
but were not marked because gv_trm_scratch_pad was off;
walked off wafer after #20, then program crashed & needed ^X;

637980_5_5_ad53510PC_trm_doc_092000_181452.stdf Site 2 Version 0 Yield 2/3 Manually wrote to scratchpad 1st 9 sites (#1,201 thru 1,209) Set gv_wafer_num to 5 for die tested in this .stdf

. ...

637980_5_ad53510PC_trm_doc_092000_170844.stdf Site 3 Version 0 Yield 19/24

637980_5_ad53510PC_trm_doc_092000_162647.stdf Site 9 Version 4 MET-3 T-COILS Yield 17/24 Cpk Analysis Utility Version 2.40

Limit File: 637980_5_ad53510PC_trm_doc_092000_184151.stdf

File Analyzed: 637980_5_ad53510PC_trm_doc_092000_184151.stdf
Tester: CTS 5010 Station: 1 Node: doc Exec: 5010_1.9.3e Stdf Ver: 4 Cpu: 1
Prober: Operator: eng
Job: /prod/dfst.load Lot: 637980 Sublot: Tested: 24 Pass: 17 Yield: 70.83\$

File Analyzed: 637980_5_ad53510PC_trm_doc_092000_182850.stdf
Tester: CTS 5010 Station: 1 Node: doc Exec: 5010_1.9.3e Stdf Ver: 4 Cpu: 1
Prober: Operator: eng
Job: Lot: 637980 Sublot: Tested: 24 Pass: 19 Yield: 79.17%

File Analyzed: 637980_5_5_ad53510PC_trm_doc_092000_181452.stdf
Tester: CTS 5010 Station: 1 Node: doc Exec: 5010_1.9.3e Stdf Ver: 4 Cpu: 1
Prober: Operator: eng
Job: Lot: 637980.5 Sublot: Tested: 3 Pass: 2 Yield: 66.67%

rober: Operator: eng
ob: Lot: 637980.5 Sublot: Tested: 3 Pass: 2 Yield: 66.67%
ile Analyzed: 637980_5_ad53510PC_trm_doc_092000_170844.stdf
ester: CTS 5010 Station: 1 Node: doc Exec: 5010_1.9.3e Stdf Ver: 4 Cpu: 1

File Analyzed: 637980_5_ad53510PC_trm_doc_092000_170844.stdf
Tester: CTS 5010 Station: 1 Node: doc Exec: 5010_1.9.3e Stdf Ver: 4 Cpu: 1
Prober: Operator: eng
Job: /prod/dfst.load Lot: 637980 Sublot: Tested: 20 Pass: 15 Yield: 75.00*

File Analyzed: 637980_5_ad53510PC_trm_doc_092000_162647.stdf
Tester: CTS 5010 Station: 1 Node: doc Exec: 5010_1.9.3e Stdf Ver: 4 Cpu: 1
Prober: Operator: eng
Job: /prod/dfst.load Lot: 637980 Sublot: Tested: 24 Pass: 8 'Yield: 33.33%

Combined Lots Tested: 95 Pass: 61 Yield: 64.21%

آ	Notes	!!									_	_	_		_				_	-	_				_	-	_	_	_	_	_	
-	Exe Fail No							;	7.11	6.32	6.32	_	1.05	1.05	1.05	2.11	-	1.05	1.05	2.11	1.05	1.05	_	1.05	1.05		1.05	3.16	2.11	2.11	2.11	
	& Exe																	•	• •	•••		_		-	7		-	m	7	7	7	
	CPK	3-1	NeW .	NeW .	Tof	Taf	1	JUT		1			7.48	1.48	• 0.19	1.45	1.94	11.53	1.75	2.74	176.60	245.12	1221.36	17.77	26.42	130.24	3.76	7.56	44.98	4.06	70.07	80.21
Dev	*Limit Spn		200	9 6	200	9 6	3 6	9				-	1.96	2.22	43.91	10.58	2.83	1.25	6.26	5.40	0.09	0.07	0.01	0.75	0.54	0.13	2.22	1.79	0.25	2.95	0.24	0.20
Srd Day	Units		5 6	7 0	5 6	5 6	5 6	5					9.8169584	55.395977	1.7564471	10.580537	0.0367873	62.738003	62.644276	0.5401545	0.0037462	0.0027130	0.0001363	0.0037462	0.0027130	0.0001363	0.0244700	0.0197035	0.0002514	0.2654412	0.0094014	0.0079888
9	Pos &Limit		-100.00	-100 00	-77.78	-77 78		0.0					11.92	-80.37	-50.00	8.08	-67.13	-13.20	34.25	11.15	0.76	-0.25	-0.15	20.10	-13.98	-1.42	-49.86	-18.71	32.17	28.10	1.18	3.89
Mean	Units	92000 000	0	7	1.0000000	1.0000000							179.870BX	245.39362	1.0000000	54.040066	0.4136842	5170.0293	5171.2314	70.557480	8.0152559	-6.004947	1.7992352	0.0002556	0.0150531	-0.0007647	0.6757923	-1.052923	0.0160833	11.764489	8.0236359	8.0777559
Statistic Data Range	Max	92000.000	0	0	1.0000000	1.0000000		7					040.17300	293.00000	4.0000000	74.863960	0.5000000	5411.3257	5411.3247	72.039436	8.0344076	-5.995336	1.7997333	0.0194073	_	÷	0.7639000	-0.9970000	0.0165251	12.540612	8.0485315	8.1034517
Statistic	Min	92000.000	0	0	1.0000000	1.0000000	c					167 7907	15601.101	148.00000	-1.000000	29.608751	0.3500000	5073.1646	5075.5205	68.759850	8.0062408	-6.008752	1.7989486	-0.0087595	_	<u> </u>		_	0.0155030	10.954113	8.0006723	8.0632801
imits	Мах	999999.00	9.0000000	9.0000000	9.0000000	9.0000000	0.900000					0000 0001	0000	2500.0002	00000000	100.00000	1.5000000	8000.0000	5500.0000	75.000000	10.0000001	-4.000000		_		_	1.5000001	•	0.0200000	15.000000	10.000001	10.000001
Test Li	Min	0		0	0	0	-0.900000	Pass Fail	Pass Fail					5 6	5	0	0.700000	3000.0000	4500.0000	65.00000	0000000.9	-8.000000	1000000	-0.300000	100000000000000000000000000000000000000	-0.0340000	0000000	-10000005.1-	0000000-0-	0000000	10000000	Ingonono - a
Stat	Oty	95	95	95	95	95	95					94	70	, 0	7 (2 2	2		7 6	2 2	9 6	20						7 7				_
Valid	Tests	95	95	95	95	95	95	95	95	95	95	95	56	1 0	0	ח מ	2 2	ח נו	ח מ	ח מ	ח מ	ה מ מ	י ע	ייי ל	7 4	7 4	7 4	0 0	2 2	2 5	י ני	3
	Numb Test Name		perf_id	3 board id	4 ring_id	o contact_id	20 al_die_align PASSE	10 Opens Continuity	11 Short Continuity	12 PadNum Continuity	3 PinNum Continuity	4 EdgeSense R	5 NCY7_R	6 DieVersion	17 TO Premim	22 Laser Power n.T	Tonch Pretrim	25/TspsR Trimmed	26 T2 TrimTene	[] vec sns2		_	_	-		OU Xell	Imax ine		[]max power	()vcc_sns1	[]vcc_plane	1
	Numb	-	7	η.	⊄ (n	2.	10	1	12	13	14	15	16	17	22	24	25	26	100	101	102	103	104	105	106	107	108	109	110	111	-

1	Numb	Test Name	Tests	Stat	Test	Limits Max	Statistic Min	Data Range	Me	Pos %Limit	Std Onits	Dev %Limit Spn	CPK	& Exe Fail	Notes
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	7			10	<u> </u>	-4-	-6.117024	######################################	-6 057185	***************************************	a -	11 0		2222	15
The control The control Contro	m -	()vee_plane	95	93		7	-6.220200	-6.058495	-6.132965	-6.65		0.03	25.00	77.7	
1	-	()gnd_sense	36	92		0.5	-0.0405250	0112598	-0.0278871		• .	0.39	40.02	9	
The color of the	<u> </u>	[]gnd_sense	56	92	_	<u>.</u>	-0.0402112	0112598	-0.0280142		•	0.39	40.64	1.05	
The control			2 2	7 .	-	<u>.</u>	-0.0381266	_	-0.0273299	-5.47	•	0.27	57.71		
1,		(IRing God	2 2	2 4		0.5000000	-0.0203535	<u> </u>	-0.0100679	-2.01	•	7	٠.	1.05	
1. 1. 1. 1. 1. 1. 1. 1.	-	IDLE_P1	95	26	2 -	0.50000000	•	0.0033336	•	0.60	.000117	0.01			
1,	-	IDLE_P2	95	4 6		•			•	-27.36	1.111e-05	1.06	₹.	3.16	
10.000 10.00	_	IDLE_N1	95	93	9			0.00085.0	•	-26.79	1.3276-05	1.26	9.	1.05	
December	-	IDLE_N2	95	06	9		•	-0.0008031	•	22.77	1.637e-05	1.56	ų,		
The control of the	_	T_SLRD1	95	5	-		10.0000000	-17667000-0-	•	23.33	.7348-0	1.65	7.74	3.16	
10 10 10 10 10 10 10 10	_	T_SLRD2	95	1 6			•	•	0.0018729	13.30	•	0.82	17.61	2.11	
1. 1. 1. 1. 1. 1. 1. 1.	<u></u>	T_SLFD1	951	92	-0.003000	000000	•	0022220		25.58	•	1.28	•	۰.	
Color Colo	÷	r_srfd2	-56	5	0000000000	000000		11411		-10.59	3.145e-05	1.21	m.	۰.	
Location 95 33 0.000000 0.000000		TMON_DC	95	94	0 001000	100000000			•	-10.17	2.959e-05	•	፣ '	٥.	
Control Cont		TMON_AC	95	92	0000100.0	•		0.0014384	•	-15.93	2.668e-05	•	'n	٥.	
Lange State Stat	÷	T_DIG_DC_MON	95	93	-0.002000		0.0013491		•	-17.61	1.7629-05		7.79	3.16	
Participation Participatio	극.	AB1_VL_FUNCN1	95	88	-1.500000	8000000	1 188696		0.0014020	19.60	١.	•	6.04	2.11	
Figure 1 State S	Ξ.	AB1_VL_OFFS	95	88	-0.4000000	2000000	0.20654451	4	101111111111111111111111111111111111111	76.00	•	1.01	15.41	6.32	
Public Part		AB1_VL_FUNCP3	95	87	2.8000000	5999999	3.0432317		3 0616252	09.00	•	1.22	9.51	4.21	
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,		ABI_VH_FUNCNI	95	87	-1.200000		.6161010	5578843	0 5845199	22.52	•	80.1	10.43	0.32	
Friedrick 95 86 3-700000 4-2500000 -0.200000 -0.2000000 -0.200000 -0.2000000 -0.2000		ABI_VH_OFFS	95	90	-0.200000		.2086611	3249375		66 17	•	# C F	1.6.5	0.32	
Lange State Lange Lang	<u> </u>	NB1_VH_FUNCP4	95	86	3.7000000			2542481	•	17 23	•	3.07	1.87	5.26	
Second Color	<u> </u>	ABZ_VIL_FUNCNI	95	83	_		-1.186420	156214	-1.172965	16.71		2.33	16.01	•	
Control Cont		B2_VL_OFFS	95	83	-0.4000000	.2000000			0.1899934	-30.00			10.01	4.0	
Control Cont		B2_VL_FUNCP3	95	83	2.8000000	3.5999999		.0908563	3.0637746	-34.06		10.4	11 91	11.55	
Variety 95 87 0.00000 4.5899999 4.661382 4.238731 57.39 50.255666 4.22 4.22 4.25	5 4	B2 TH CERC	95	87	-1.200000	-0.4000000	0.6571351	.5148888	0.5487434	62.81	0.0241635	30.5	2 05	j u	
1	4	B2 VH FTMCP4	ע פ	200	-0.2000000	7	0.2288251	.3673839	0.3337845	77.93	0.0253665	4.23	0.87		
Virging Virg	×	OUT 1 VL+50	0 0	2 6	3. /0000000	4.5999999	4.1661382	4.3353748	4.2680831	26.24	0.0206646	2.30	5.35		
2. Vir.50 55 94 35.000000 55.000000 56.000000 57.2223 47.1277 8.4 1.8570441 9.3 1.64 37.1 VW-50 95 94 35.000000 55.000000 44.000000 47.52223 44.7277 8.5 1.111133 9.3 1.6 1.6 1.6 1.6 1.6 1.7 1.0 1.6 1.7 1.0 1.	ď		ח מ	7 6	35.000000	vi.	34.722862	50.442924	45.897110	8.97	2.1174841	10.59	4	4.21	
10	íã		מ מ	26	35.000000	'n	40.058083	50.824238	45.845787	8.46	1.8597041	9.30	1.64	• -	
10	ĕ		ח ה	9 6	35.000000	5.000000	39.675198	_	44.741272	-2.59	1.1311038	5.66	2.87	! =	
95 95 95 95 95 96 96 96	ھ :		2 2	25.0	35.000000	5.000000	44.400005		45.538006	5.38		4.21	3.75	? -	
10 25 24 0.0004500 0.0004500 0.0004999 0.00044721 0.0004999 0.00044721			U 0	2, 2	0	8	1.0000000.1	924.00000] 3	370.69473	-25.79	319.51089	31.98	•		
10 25 34 0.0004500 0.0004459 0.0004899 0.0004899 -20.6f 6.055e-66 6.10 1.81		OLE P2	n d	7.0	0.00045001	۰.	0.0005000.0	0.0005099 0	0.0005074	14.84	1.968-06	1.96	7.24	-	
10 25 24 2.0005500 2.0004500 2.00044501 2.00044801 2.0004444401 2.0004444401 2.0004444401 2.00044444401 2.0004444444444444444444444444444444444	Ħ	IN STC	י ני			.00052000		6667000.	•	-20.61	6.0958-06	6.10	2.17	1.05	
18 18 18 18 18 18 18 18	Ħ	OLE_N2				<u>-</u> -	6668000.	.0004661 -	•	18.55	7.516e-06	7.52	1.81		
1	۲	SLRD1	1 6			<u>.</u>	.0004997	0004731		20.71	6.986e-06	6.99	1.89	3.16	
10 10 10 10 10 10 10 10	F-	SLRD2	2 5	6 6	0004000		0605000		•	-17.78	8.005e-06	2.67	5.14		
2 95 95 0.0007000 0.0002400 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.00055129 0.0005000 0.000000 0.0005000 0.0005600 0.0000500 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.0005600 0.000060 0.000560 0.0005600 0	e,	SLFD1	95					_	0005482	-1.20	5.872e-05	19.57	0.84	L.	
55 89 48,000000 52,000000 49,1892530 -0.0064755 -0.0065088 27,47 1.2846-05 4.28 2.83 2. 55 93 48,000000 52,000000 49,784916 50,347202 4.9965282 -1.87 0.00284347 1.61 10.15 5. 55 93 48,000000 10,000000 8.006864 8.0216570 8.0143623 0.72 0.0028891 0.07 229,02 2. 55 92 -8.000000 10,000000 1,00000000 1,0000000 1,00000000 1,000	E	SLFD2	26				<u>-</u>		.0005129	24.72	1.085e-05	•	3.47	2.11	
Single S		UT_1	26				<u>'</u> .	<u>.</u>	.0005088}	27.47	1.284e-05		2.83	•	
95 93 6.0000000 1.00126370 8.0143623 4.35 0.1012887 2.53 6.29 2.5 sins2 95 92 -8.000000 1.000000 1.000000 1.7998402 1.7998623 -0.09 0.0026217 0.07 229.04 vdd 95 92 -8.000000 1.7998402 1.7998623 -0.09 0.0026217 0.07 259.04 ps 92 -8.000000 1.7998402 1.7998623 -0.09 0.0026217 0.07 259.04 ps 92 -0.3000000 0.2000000 0.008330 1.799802 1.7998623 -0.09 0.001115 0.01 1.799802	2	UT-2	95			00000		_	9.962582	-1.87	•	1.61	10.15		
Size 95 92 -8.000000 -4.000000 -6.008360 -5.995257 -6.004480 -0.22 0.0026217 0.07 223.72 1. Void 95 92 -8.000000 -4.000000 -6.008360 -5.995257 -6.004480 -0.22 0.0026217 0.07 223.72 1. 95 95 1.3000000 2.3000000 0.2000000 0.0083910 1.7993401 1.799340000 1.79000000 1.79000000 1.7900000 1.79000000 1.7900000 1.7900000 1.7900000		vcc_sns2	95				97.649.00		0.087082	4.35	•	•	6.29	2.11	_
vdd 95 95 1.3000000 2.300000 1.7993401 1.7993623 -0.22 0.0026827 0.001115 0.07 253.72 1.7993623 -0.22 0.0026827 0.001115 0.01 1422.93 1.7993623 1.7993623 -0.09 0.0001115 0.01 1422.93 1.7993623 -0.09 0.0001115 0.01 1422.93 1.7993623 -0.09 0.0001115 0.01 1422.93 1.7993623 0.0006591 0.0006591 0.0066967 0.0006591 0.0066967 0.0006591 <th< td=""><td></td><td>vee_sns2</td><td>95</td><td></td><td></td><td></td><td>9999999</td><td>20 — -</td><td></td><td>0.72</td><td>•</td><td>0.07</td><td>229.04</td><td>_</td><td>_</td></th<>		vee_sns2	95				9999999	20 — -		0.72	•	0.07	229.04	_	_
### 95 93 -0.3000000 0.2000000 0.0066957 0.006379 0.0000115 0.01 1492.93 1.0 #### 95 92 -0.2000000 0.2000000 0.0066957 0.0066379 19.74 0.0028898 0.58 23.14 1.0 #### 95 92 -0.2000000 0.0066590 -0.0001379 0.0026277 0.52 27.40 1.0 ### 95 92 -0.0540000 0.0540000 0.5102000 0.004426 0.0004576 -0.81 0.000115 0.10 160.07 ### 95 92 -0.0540000 0.0540000 0.5102000 0.5102000 0.5102000 0.5102000 0.5102000 0.5102000 0.5102000 0.5102000 0.5102000 0.015201 0.0161221 0.0161221 0.016468 1.33 12.01 2.13 ### 95 92 0.000000 0.0155030 0.0165251 0.0161020 3.2.0 0.002607 0.26 43.35 2.13 ### 95 92 0.000000 0.000000 0.0155030 0.0165251 0.0161020 3.2.0 0.002249 0.18 90.66 2.13 ### 95 92 0.000000 0.000000 0.01550314 0.0161020 3.2.0 0.002249 0.18 90.66 2.13 ### 95 92 0.000000 0.000000 0.01550314 0.0161020 3.67 0.0069605 0.18 90.66 2.13 ### 95 92 0.000000 0.00000 0.000000 0.0153214 0.0125249 0.0172546 0.43 37.19 2.11 ### 95 92 0.000000 0.00000 0.0153214 0.012520 0.001260 0.399 0.0005500 0.00		act_vdd	95	95		1 10000001	7903410	· ·	0.004480	-0.22	٠	0.07	253.72	•	
### 95 92 -0.2000000 0.3000000 0.0116401 0.024726 0.0155196 13.79 0.0026217 0.58 23.14 1.0 #### 95 92 -0.2000000 0.3000000 0.0116401 0.024726 0.0155196 13.79 0.0026217 0.58 23.14 1.0 #### 95 95 -0.0540000 0.0540000 0.0510200 0.05482809 -0.0004376 -0.81 0.001115 0.10 1.0 ### 95 91 -0.0500000 0.0500000 0.0510200 0.05482809 -0.0004501 0.0158343 1.44 3.12 1.0 ### 95 91 -0.0500000 0.055000 0.015530 0.0165251 0.0161020 3.2.0 0.002607 0.26 43.35 2.1 ### 95 92 6.000000 0.0500000 0.015530 0.0165251 0.0161020 3.2.0 0.002607 0.26 43.35 2.1 ### 95 92 6.000000 0.000000 0.015530 0.0165251 0.0161020 3.2.0 0.0002607 0.26 43.35 2.1 ### 95 93 6.000000 0.000000 0.0203648 0.055069 0.0172546 0.43 37.19 2.11 ### 95 92 -0.5000000 -4.000000 -6.125419 -5.994706 -6.075070 -3.75 0.0172546 0.43 37.19 2.11 ### 95 92 -0.5000000 0.000389373 -0.00277038 -5.54 0.0039201 0.39 40.48 1.00 ### 95 92 -0.5000000 0.000000 0.000000 0.000000 0.000000		vcc_err	95	-		100000	10051900	- ·	. 7995623	60.0-	٠	0.01	1492.93	_	_
95 95 -0.0540000 0.0540000 0.0540000 0.055590 -0.000109376 -0.81 0.0002137 0.52 27.40 1.0 95 95 -0.0540000 0.0540000 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0540200 0.0550200 0.0550200 0.0165251 0.0161020 32.20 0.0146468 1.33 12.01 2.11 95 91 -0.050000 0.050000 0.055000 0.015503 0.0161020 32.20 0.00146468 1.33 12.01 2.12 95 92 6.000000 15.00000 8.025561 10.842550 9.9911985 -11.31 0.2029172 0.26 43.35 2.11 95 93 6.000000 10.00000 8.025348 8.0569267 8.035069 1.75 0.0072249 0.18 90.66 2.11 95 92 -0.000000 -4.000000 -4.000000 -6.125419 -5.994706 -6.07570 -3.75 0.0172546 0.43 37.19 2.11 95 92 -0.000000 -4.000000 -6.125419 -6.057670 -6.07570 -5.54 0.0039201 0.39 40.48 95 92 -0.000000 0.5000000 -0.00398973 -0.0139871 -0.0277038 -5.54 0.0039201 0.39 40.16 1.05 95 95 90 0.0004500 0.0005526 0.0004500 0.0005520 0.0004500 0.0005520 0.0004500 0.0005520	\equiv	vee_err	95	-	20000001		10081320	? 9	9754000.	19.74	0.0028898	0.58	23.14	٥.	_
Color S S S O O O O O O O	\Box		95		05400001	240001	TOPOTTO		akiccio.		•	0.52	27.40	1.05	_
1.0 1.0	Ċ:		95			5000001	5102001	0-10001000	5482878		•	•		- ;	
95 91 -0.0500000 0.0500000 0.0155030 0.016521 0.0161020 32.20 0.0002607 0.26 43.35 2.00	= :		95			4000000	98750001-	0-10005588	002000	_ `	•		3.12	9	_
95 89 6.0000000 15.000000 9.4697561 10.842550 9.9911985 -11.31 0.2029122 2.25 6.56 1. 95 92 6.0000000 10.000000 8.0203648 8.0569267 8.0350609 -11.31 0.2029122 2.25 6.56 1. 95 93 6.0000000 10.000000 8.0631237 8.0962334 8.0734377 3.67 0.0063605 0.17 92.26 2. 95 92 -8.000000 -4.000000 -6.125419 -5.994706 -6.075070 -3.75 0.0172546 0.43 37.19 2. 95 92 -0.5000000 -4.000000 -0.0098937 -0.217498 -6.37 0.0145205 0.39 40.48 1. 95 96 0.0004500 0.0005506 0.005505 0.005139 0.005513	Ĩ:	max idd	95	_	-	00000	0155030	0.1652510	•	700	0.0146468	•	12.01	٠	_
131 95 92 6.0000000 10.000000 8.0203648 8.0569267 8.035669 1.75 0.0072249 0.18 90.66 2. 1321 95 93 6.0000000 10.000000 8.0631237 8.0962334 8.0734377 3.67 0.0069605 0.17 92.26 2. 1321 95 92 -8.000000 -4.000000 -6.125419 -5.994706 -6.075070 -3.75 0.0172546 0.43 37.19 2. 1322 95 92 -0.5000000 -4.000000 -6.194386 -6.127498 -6.37 0.0154205 0.39 40.48 2. 1333 95 95 95 0.0004500 0.0005505 0.0005125 0.00277038 -5.54 0.003321 0.33 40.16 1.	= :	max power	95	_	6.0000000	00000	4697561	0.842550	9911985		70007007	•		•	
10 10 10 10 10 10 10 10	- :	Vcc_sns1	50			00000	_	0569267	1909050	7 2		i.	00.00	•	
lane 95 92 -8.000000 -4.000000 -6.125419 -5.994706 -6.075070 -3.75 0.0172546 0.43 37.19 13.15 12	<u> </u>	vcc_plane	95			00000	.0631237 8		0734377		1 2026700	0.19	90.06	7.11	
ense 95 93 -8.000000 -4.000000 -6.194386 -6.127498 -6.127498 -6.37 0.014205 0.39 40.48 0.014205 95 90 0.0004500 0.000500 0.000500 0.0		vee_sns1	95		_	- 00000	9	_	075070		0172546	177.0	107.76		
95 92 -0.5000000 0.5000000 -0.0398973 -0.0103967 -0.0277038 -5.54 0.039201 0.39 40.16 0.0008500	- ~	and some	ט נ		_	00000			.127498	-6.37	0154205	20.0	27.75	7.7	
95] 90] 0.0004500] 0.0005500] 0.0005026] 0.0005129	- 2	9114 Sellse	95	<u>_</u>	_	- 00000	<u></u>		02770381		1000000	7.00	40.40		
	วี	- 71	95	_		00250			1253:150		. 0039401 2 039-061	95.0	40.16	1.05	

Test Name Tests Qty Min Hax Hax Han Library Qty Library Qty Library Qty Library Qty Library Qty Conduction Con	Units Pos 4 10 10 10 10 10 10 10	### April 2 ##	Spn CPX 118	\$ Exe Fail 1.82 1.82 1.99 4.70 2.66 2.11 2.36 4.00 3.16 4.00 3.16 2.57 4.00 3.16 2.57 4.00 3.16 2.57 4.00 3.16 2.57 4.00 3.16 2.57 4.00 3.16 2.57 4.00 3.16 4.00 3.16 4.00 3.16 4.00 3.16 4.00 3.16 4.00 4.00 4.00 4.00 4.00 4.00 4.00 4.0	Notes
December Company Com	0.0004929 0.0004923 0.0005296 0.0005296 0.0005481 0.0005481 0.0014204 0.0014204 0.0014021 0.0014021 0.0004005 0.0002897 0.0005897 0.0005897 0.0005897	7.1810-06 7.752-06 7.7050-06 9.2010-06 9.2010-06 1.0890-05 1.2960-05 1.7680-05 1.7680-05 1.7680-05 1.790-05 1.2920-05 1.2920-05 1.2920-05	•		
IDLE_N2 95 94 0.0004500 0.0004500 0.0004780 1DLE_N1 95 93 -0.0005500 -0.0004500 -0.0005018 1DLE_N2 95 91 -0.0005500 -0.0004500 -0.0005019 1DLE_N2 95 91 -0.0005500 -0.0004500 0.0005019 1.5LRD2 95 92 0.0004000 0.0007000 0.0005121 1.5LRD2 95 93 -0.0006000 -0.0004000 -0.0005271 1MON_DC 95 93 -0.0006000 -0.0004000 -0.0005271 1MON_DC 95 93 -0.0005000 0.0018000 0.0013361 1.5LRD2 100 95 93 -0.0012000 0.0018000 0.0013361 1.5LRD2 100 95 93 -0.0001500 0.0005000 0.0005250 1.5LRD2 100 95 93 -0.0006000 -0.0005200 0.0005250 1.5LRD2 100 95 93 -0.0006000 -0.0005000 0.0005250 1.5LRD2 164 95 93 -0.0006000 -0.0005000 0.0005250 1.5LRD2 164 95 93 -0.0006000 -0.0005000 -0.0005250 1.5LRD2 164 95 93 -0.0006000 -0.0004000 -0.0005200 1.0005200 1.0005000 1.000	0.0004929 -0.0004923 -0.0004917 -0.0005296 -0.0005481 -0.0005481 -0.0014204 0.0014204 0.0004005 -0.0005129 -0.0005129 -0.0005130 -0.0006616 -0.0005130				
IDLE_NI 95 93 -0.0005500 -0.0004500 -0.0005018 10LE_NI 95 91 -0.0005500 -0.0004500 -0.0005018 10LE_NI 95 91 -0.0005500 -0.0004500 -0.0005019 1.2 LEND1 95 93 -0.0004000 0.0007000 0.0005141 1.2 LED2 95 93 -0.0006000 -0.0004000 -0.0005014 1.2 LED2 95 93 -0.0006000 -0.0004000 -0.0005051 1.2 LED2 95 94 0.0012000 0.0018000 -0.0005277 1.2 LED2 95 93 -0.0017500 0.0018000 0.001348 1.2 LED2 1.00 95 93 -0.0017500 0.001500 0.001348 1.2 LED2 1.00 95 93 -0.0017500 0.001500 0.0005250 1.2 LED2 1.00 95 93 -0.0005000 0.0005200 0.0005250 1.2 LED2 1.00 95 93 -0.0006000 0.0005200 0.0005250 1.2 LED2 1.64 95 93 -0.0006000 0.0005200 0.0005205 1.2 LED2 1.64 95 93 -0.0006000 0.0005200 0.0005205 1.2 LED2 1.64 95 93 -0.0006000 0.0005200 0.0005206 0.0005206 1.2 LED2	-0.0004923 -0.0004917 -0.0005296 -0.0005481 -0.0005130 -0.0014204 -0.0014224 -0.001423 -0.0014021 0.0002897 -0.0005129 -0.0005130				
T.S.LED1	-0.0004917 0.005296 0.005296 -0.005381 -0.005381 0.001424 0.001423 -0.0014021 0.0004005 0.0002897 -0.0005080 0.0006616 -0.0005130		•		
T_SIRD1	0.0005296 0.005581 -0.005130 -0.005081 0.0014204 0.0014021 0.0004005 -0.0002897 -0.0005890 0.0006616 -0.0005130		•		
T_SIRD2 T_SIRD	0.0005481 -0.005130 -0.0014204 0.0014123 -0.0014021 0.0004005 -0.0005129 0.0005897 -0.0005080 0.0006616 -0.0005130	<u> </u>			
T_SLFD1 T_SLFD2 T_SLFD	-0.0005130 -0.0005081 0.0014204 0.0014021 0.0004005 -0.0005129 -0.0005080 0.0006616 -0.0005130		•		
T_SIFD2 1MON_DC 1MON_DC 1MON_AC 1MO	-0.0005081 0.0014204 0.0014123 -0.0014021 0.0002897 -0.0005129 0.0006616 -0.0005130		•		
IMON_DC	0.0014204 0.0014123 -0.0014021 0.0004005 0.0002897 -0.0005080 0.000616 -0.0005130	<u> </u>	•		
DIG_IMON_AC 95 92 0.0012000 0.0018000 0.0013489 DIG_IMON 95 93 0.001500 0.0012500 0.0014400 T_SLEDI_IOO 95 93 0.0001500 0.0005000 0.0003875 T_SLEDI_IOO 95 93 0.0005000 0.0005000 0.0003875 T_SLEDI_IOO 95 93 0.0005000 0.0005000 0.0005250 T_SLEDI_IG4 95 93 0.0005000 0.0005000 0.0005370 T_SLEDI_IG4 95 93 0.0005000 0.0005000 0.0005252 T_SLEDI_IG4 95 93 0.0005000 0.0005200 0.0005200 0.0005000 0.0005000 0.0005216 SB T_SLEDI_IG4 95 SB T_S	0.0014123 -0.0014021 0.0004005 -0.0002897 -0.0005080 0.000616 -0.0005130	<u> </u>			
DIG_IMON 95 93 -0.0017500 0.0012500 -0.0014400 T_SLRD1_100 95 90 0.0001500 0.0005000 0.0003875 T_SLRD1_100 95 93 -0.0006600 -0.0004000 -0.0005260 10.0005000 0.0005260 T_SLRD2_100 95 93 -0.0006000 0.0005000 0.0005260 T_SLRD1_164 95 89 0.0005000 0.0005000 0.0005276 T_SLRD2_164 95 93 -0.0006000 0.0005500 0.0005276 T_SLRD2_164 95 93 0.0005000 0.0005200 0.0005276 T_SLRD2_164 95 93 0.0006000 0.0005206 0.0005276 ABI_VL_PUNCH1 95 89 0.0006000 0.0004000 -0.0005276 ABI_VL_OFFS 95 89 0.3000000 0.2000000 -1.015693 ABI_VL_OFFS 95 88 3.0000000 3.599999 3.2495792	-0.0014021 0.0004005 -0.0005129 0.0002897 -0.0005080 0.0006180	444644			
T_SIRD1_100 T_SIRD1_100 T_SIRD1_100 T_SIRD1_100 T_SIRD1_100 SS	0.0004005 -0.0005129 0.0002897 -0.0005080 0.000616 -0.0005130				
T_SIRD1_100 T_SIRD2_100 T_SIRD2_100 T_SIRD2_100 T_SIRD2_100 T_SIRD2_100 T_SIRD2_100 T_SIRD1_164 T_SIR	-0.0005129 0.0002897 -0.0005080 0.0006616 -0.0005130	-i & i i i i i	•		
T_SIRD2_I00 T_SIRD2_I00 T_SIRD2_I00 T_SIRD2_I00 T_SIRD1_I64 SS 93 0.0006000 0.0004000 0.0005751 T_SIRD1_I64 SS 93 0.0005000 0.0005525 T_SIRD1_I64 SS 93 0.0005000 0.0005525 T_SIRD2_I64 SS 93 0.0005000 0.0005525 T_SIRD2_I64 SS 93 0.0005000 0.0005526 T_SIRD2_I64 SS 95 93 0.0006000 0.0005526 ABI_VL_FUNCNI SS 88 -1.300000 0.7000000 0.0255393 ABI_VL_FUNCRES SS 89 -0.3000000 3.599999 3.2495792	0.0002897 -0.0005080 0.0006616 -0.0005130	٠ - -	•		
T_SIED2_100 T_SIED2_100 T_SIED2_100 T_SIED1_164 95 89 0.0005000 0.0009500 0.0006370 T_SIED1_164 95 93 -0.0006000 -0.0004000 -0.0005252 T_SIED2_164 95 93 0.0005000 0.0009500 0.0005252 T_SIED2_164 95 93 0.0006000 -0.0004000 -0.0005276 AB1_VL_OFFS AB1_VL_OFFS 95 89 -0.3000000 0.2000000 -1.015693 AB1_VL_FWACE3 95 88 3.0000000 3.599999 3.2495792	-0.0005080 0.0006616 -0.0005130	႕ 			
T_SIRD1_I64 95 89 0.0005000 0.0009500 0.0006370 T_SIRD1_I64 95 93 -0.0006000 0.0006300 0.0005525 T_SIRD1_I64 95 93 0.0005000 0.0005000 0.0005525 T_SIRD1_I64 95 93 0.0006000 0.0009500 0.0005150 T_SIRD1_VIATION 95 93 0.0006000 0.0004000 0.0005216 95 88 -1.300000 0.2000000 -1.015693 AB1_VIATION 95 89 0.3000000 0.2000000 0.0255393 AB1_VIATION 95 88 3.0000000 3.5999999 3.2495792	0.0006616	<u>-i -</u>			
T_SIFD1_164 95 93 -0.0006000 -0.0004000 -0.0005252	-0.0005130	•			
95 93 0.0005000 0.0009500 95 93 -0.0006000 -0.0004000 95 88 -1.300000 -0.7000000 95 89 -0.3000000 0.2000000 95 88 3.0000000 3.5999999		1.0976-05			
95 93 -0.0006000 -0.0004000 95 88 -1.300000 -0.7000000 95 89 -0.3000000 0.2000000 95 88 3.0000000 3.5999999	2 0.0008097 37.66	7.3478-05	16.33 + 0		
95 88 -1.300000 -0.7000000 -1.015693 95 89 -0.3000000 0.2000000 -0.0255393 95 88 3.0000000 3.5999999 3.2495792	0 -0.0005083 -8.35	1.317e-05	6.59		
95 89 -0.3000000 0.2000000 -0.0255333 95 88 3.0000000 3.5999999 3.2495792	6] -1.004729 -1.58	0.0047940			
95 88 3.0000000 3.5999999 3.2495792	-0.0152612	_			
	5 3.2591386 -13.62	0.0042936		_	
156 TN	4 -0.7736550 42.12		_		
95	0.1157272	_	_	_	
P4 95	6 4.0760007 25.33	0.0065416		_	
3170 AB2_VT_FUNCN1	8 -1.009852 -3.28	0.0071838	1.20 13	13.46 5.26	
3171 AB2_VL_OFFS 95 88 -0.3000000 0.2000000 -0.0566091 0.0070997	7 -0.0202638 11.89	0.0068148	1.36 10		
3172 AB2_VL_FUNCP3 95 88 3.0000000 3.5999999 3.2188232 3.2792366	6 3.2540638 -15.31	0.0063338	1.06 13	13.37 6.32	
3173 AB2_VH_FUNCN1 95 87 -1.200000 -0.6000000 -0.8338250 -0.6926771	1 -0.7403099 53.23	0.0216058	3.60	2.16 8.42	
95 87 -0.2000000 0.3000000 0.0560582	9 0.1481818 39.27	0.0217866	4.36	2.32 7.37	
P4 95 88 3.7000000 4.3000002 4.0207534	0 4.1083293 36.11	_	3.65 2	2.92 6.32	
NOTES:					
Than are and rect limits for this formation of the visit was and and an area of the rest and are area.		11-14-4-4-1	1000	7	

(

1. There are no test limits for this Parameter in the Limit File. The Cpk is calculated using the limits found in the File Analyzed.

2. Asymmetrical Guardband limits. The Cpk refers to the high limit only.

3. Asymmetrical Guardband limits. The Cpk refers to the Low limit only.

4. No test limits. The Cpk, Mean position and Std. Dev. Wimit Spn could not be calculated for this test.

6. Alarms detected on 1 or more parts. These parts are not included in the 'Valid Tests' quantity or the statistics.

8# This data represents the statistics for one specific test site.

75.	01 0	20 15 20 20 15 00 0
	75.0	15.00% 20 20 15.00% 0.00%
66.67%	<u>i</u>	i [.]
79.178	79.17	79.17
70.83%	70.83	70.83
Oty of Parts PASS	Oty of Parts PASS Yield Yield Total Devices Binned Bin 1 Yield	tty of Parts Y Y Il Devices Bil Y Il Y
	1 Devices Binned 24 17 19 19 19 xield 70.83% 79.17%	1) Devices Binned 24 24 24 24 24 24 24 24 24 24 24 24 24
		11 Qty 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Exhibit 5, p. 5 of 5



DATE:

October 12th, 2000

TO:

Rick Morrison


FROM:

Justin Borski


SUBJ: First T-COIL PC-10 Wafer Delivered!

Rick, below please find information pertaining to each wafer delivered in this shipment. There are VMI wafer defect maps associated with each T-COIL product wafer included in this shipment. Prior to post-wafer assembly, these wafers should be inspected to ensure selection of functional die based on the VMI maps. Engineering data and items of interest include:


- Wafers 02B5 and 2111 (non-int.) have AMS-deposited encapsulation of 0.5μm Al2O3. The aluminum oxide has been reactively etched away from on top of all but two thin-film trim resistors. The two trim resistors effected are shown in picture (1).
- Wafers 06D6 and 2112 (non-int.) DO NOT have AMS encapsulation.
- Shown below are some relevant pictures of design and/or device issues to be aware of during packaging and test:




1.) Thin-film trim resistors covered by insulator



2.) Uncovered thin-film trim resistors, wafer 02B5



3.) Non-conductive ring area on aluminum bond pad, wafer 02B5



 Probe-points area reduction; wafer 06D6 conductive, wafer 02B5 non-conductive

Advanced MicroSensors Confidential



Key measurement data taken during AMS post-processing:

Ruthenium Barrier

Rs (ohins/sq) Norr-uniformity (%)

1.61

Insulator Thickness

Water ID & Thickness Mean (µm) / Thickness Range (µm) 2112 7.7 0.1

Copper Coil Thickness

Thickness Meant(jun): Thickness Range (jun): Waterlin 2111 5.6 0.5 2112 6.3 0.5 02B5 6.7 0.6 06D6 7.0 0.5

Aluminum Oxide Encapsulation
[Flickness Mean (ang) Non-uniformity (%)]

4980

1.5

BOX 1, 4 T-COIL WAFERS


SLOT	WAFER ID	LOT - DESCRIPTION
25		
24		
23		
22	·	
21		
20		
19		<u> </u>
18		
17		
16		
15		
14		
13		
12		
11		
10	06D6	TCL-002
9		
8	2112	TCL-002
7		
6		
5		·
4	02B5	TCL-002
3		
1	2111	TCL-002
1		


Regards,

Justin C. Borski Advanced MicroSensors Inc.

Advanced MicroSensors Confidential

First On-Chip T-Coils (1)





First On-Chip T-Coils (2)








Exhibit 7, p. 2 of 4






First On-Chip T-Coils (4)





11801C DIGITAL SAMPLING OSCILLOSCOPE


date: 17-OCT-00 time: 10:02:59



PINI PROBES DOWN POWER ON

BUT WITH TCOILS

11801C DIGITAL SAMPLING OSCILLOSCOPE date: 18-OCT-00 time: 14:46:24



PIN |
PROBES DOWN
POWER ON
DUT WITHOUT T COILS

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.